

Phase Current Unbalance Estimation in Multi-Phase Buck Converters

Gabriel Eirea and Seth R. Sanders

Electrical Engineering and Computer Science Department

University of California, Berkeley

Berkeley, CA 94720

Email: [geirea,sanders]@eecs.berkeley.edu

Abstract— A method for estimating the phase current unbalance in a multi-phase buck converter is presented. The method uses the information contained in the voltage drop at the input capacitors' ESR to estimate the average current in each phase. Although the absolute estimation of the currents depends on the value of the ESR and is therefore not accurate, the relative estimates of the currents with respect to one other are shown to be very accurate. The method can be implemented with a low-rate down-sampling A/D converter and is not computationally intensive. Experimental results are presented, showing good agreement between the estimates and the measured values.

I. INTRODUCTION

The multi-phase synchronous buck converter is the topology of choice for low-voltage high-current DC/DC converter applications [1]–[7]. The load current is delivered by the parallel combination of N phases. The thermal constraints as well as the dimensioning of the semiconductors and inductors of each phase depend on the maximum current they deliver. If all phases are balanced, the maximum phase current is equal to the maximum load current divided by N . However, small variations in the characteristics of each phase could generate a significant current unbalance, leading to the need to over-design the components.

For this reason, all commercial designs have an active phase balancing circuitry. The most common methods in high-current applications use phase current measurements obtained by inductor sensing [2]–[4] or R_{DS} sensing [5]–[7]. Both methods require a priori knowledge of a parasitic series resistance (inductor DCR in the former and MOSFET R_{DS} in the latter) for each phase and need to track its variation with temperature.

In [8] and in this work a method for estimating the current unbalance based on samples of the input voltage is described. The merit of this approach is that the same sensing element (the input capacitor ESR) is used for all phases, therefore eliminating the uncertainty when comparing measurements for different phases. In [8] the input voltage is sampled directly during the conduction time of every phase, and the samples are compared to obtain the unbalance information. However, the input voltage carries a lot of undesired high-frequency content due to the switching of large currents, reducing dramatically the SNR of the sampled values, rendering the method not practical.

In this paper, a different approach for sampling the voltage input waveform is presented. Instead of relying on the

instantaneous values of the waveform, a frequency analysis is performed on a filtered version of the waveform. This approach results in a much better SNR. A linear relationship between the sampled waveform and the amplitude of the phase currents is derived. The numerical processing required is equivalent to a low-order matrix-vector multiplication or a low-order FFT, and needs to be updated at a slow rate. With the increasing popularity of digital capabilities in DC/DC controllers, this functionality is not difficult nor costly to implement.

As described above, this method uses the input capacitor ESR as a unique sensing element for all phases. Therefore, the relative relationship of the phase currents' estimates with respect to each other is accurate, although the absolute value still carries the uncertainty in the value of the sensing element. The unbalance information can be used in an active current sharing method to achieve good current sharing among all phases.

This paper is organized as follows. The current unbalance estimation method is described in Section II. Some practical considerations are addressed in Section III. Finally, experimental results are reported in Section IV.

II. METHOD DESCRIPTION

The main idea behind the method comes from the understanding of the waveform at the input voltage of a multi-phase buck converter. In Fig. 1 a buck converter with two phases is shown to illustrate the derivation of the method.

Usually the input current I_{in} has a very small AC component due to the presence of an inductor (choke). Therefore, the AC component of the current through the top switch (e.g., $S1_{top}$) is provided by the input capacitor C_{in} , creating a voltage drop on its ESR that is proportional to the inductor current during the conduction time of the corresponding phase. This creates a perturbation on the input voltage V_{in} . Since the conduction time of the phases is multiplexed in time, the resulting waveform in V_{in} contains the information of the DC amplitude of all phase currents. This is illustrated in Fig. 2. In this particular example, the average current in phase 2 is larger than in phase 1. Given that the difference in the phase currents can be appreciated directly from the waveform, it could be argued that sampling the input voltage during the conduction time of each phase could provide the unbalance information. Unfortunately, the samples taken




Fig. 1. Two-phase buck converter. The input capacitor's ESR is shown explicitly.




Fig. 2. Voltage and current waveforms in a two-phase buck converter with unbalanced currents.

of this waveform are noisy, so this approach becomes not practical. Additionally, in some cases the conduction times of different phases could overlap (for example with a duty-cycle larger than 50% in a two-phase system). For these reasons, it is more practical to analyze the harmonic content of the waveform, as will be described next.

In general, for a buck converter with N phases we can write

$$V_{in} = V_C + R_{ESR}I_C \quad (1)$$

$$I_C = I_{in} - \sum_{i=1}^N u_i I_{Li} \quad (2)$$

and then, combining (1) and (2) we obtain

$$V_{in} = V_C + R_{ESR}I_{in} - R_{ESR} \sum_{i=1}^N u_i I_{Li} \quad (3)$$

where

$$u_i(t) = \begin{cases} 1, & \text{if } S_{itop} \text{ is ON} \\ 0, & \text{if } S_{itop} \text{ is OFF} \end{cases} \quad \text{for } i = 1 \dots N.$$

As mentioned above, in steady-state operation the input current I_{in} can be considered constant. The capacitor voltage V_C , on the other hand, can be considered constant as long




Fig. 3. Capacitor current sensing.

as the time constant $R_{ESR}C_{in}$ is such that the capacitor impedance behaves resistively at the switching frequency. If that is not the case, as could happen with ceramic capacitors, then an extra circuit as depicted in Fig. 3 can be used to eliminate the variations due to the charging/discharging of the capacitor. If the RC time constant of the two branches is equal (i.e., $R_{ESR}C_{in} = R_s C_s$), then

$$V_s(t) = R_{ESR}I_C(t). \quad (4)$$

Substituting I_C from (2), we conclude that

$$V_s = R_{ESR}I_{in} - R_{ESR} \sum_{i=1}^N u_i I_{Li}. \quad (5)$$

Notice that this waveform is the same as the input voltage, but without the capacitor voltage. This means that not only are the variations in the capacitor charge excluded, but also that the DC component is eliminated, making the waveform voltage levels more suitable for sampling. In the following derivations, we will assume that the waveform to be processed is $V_s(t)$ and not $V_{in}(t)$.

The relative amplitude of the phase currents will be reflected in the harmonic content of the waveform $V_s(t)$, in particular in frequencies kf_s for $k = 1 \dots N - 1$, where f_s is the switching frequency. For perfectly balanced operation, the V_s waveform would have zero content at these frequencies. In the case illustrated in Fig. 2, $V_{in}(t)$ (or equivalently, V_s) has a harmonic component at frequency f_s due to the difference in the average current in the two phases; it is easy to see that the lowest harmonic frequency present in a balanced circuit would be $2f_s$. It will be shown

below that frequencies above $(N-1)f_s$ can be eliminated without losing the unbalance information, allowing for the sampling of a “clean” waveform, without all the high-frequency content usually present at the input voltage node.

The harmonic content of V_s can be computed by using the Fourier series expansion of a pulse train, and applying the time-shift and superposition properties. A pulse train of amplitude one and duty cycle D has the following Fourier coefficients:

$$c_0^{PT} = D \quad (6)$$

$$c_k^{PT} = c_{-k}^{PT} = D \cdot \frac{\sin k\pi D}{k\pi D}. \quad (7)$$

The time origin is located at the middle of the pulse. Notice that it is sufficient to do the computation with a rectangular pulse, and not a trapezoidal one as in Fig. 2, because the higher frequency components are of no interest since the method relies on lower frequency harmonics.

The waveform $V_s(t)$ can be expressed as a constant term $V_{s0} = R_{ESR}I_{in}$, minus the sum of N pulse trains of amplitude A_m time-shifted by mT/N , $m = 0 \dots N-1$. The results are general and valid even if the pulses overlap (i.e., $D > 1/N$). Then, the Fourier series expansion of $V_{in}(t)$ is

$$V_s(t) = \sum_{k=-\infty}^{+\infty} c_k e^{jk\omega t} \quad (8)$$

where the Fourier coefficients can be obtained from (6) and (7), applying the time-shift and superposition properties

$$\begin{aligned} c_0 &= V_{s0} - c_0^{PT} \cdot \sum_{m=0}^{N-1} A_m \\ &= V_{s0} - D \cdot \sum_{m=0}^{N-1} A_m \end{aligned} \quad (9)$$

$$\begin{aligned} c_k &= -c_k^{PT} \cdot \sum_{m=0}^{N-1} A_m e^{-j\frac{2\pi km}{N}} \\ &= -D \cdot \frac{\sin k\pi D}{k\pi D} \cdot \sum_{m=0}^{N-1} A_m e^{-j\frac{2\pi km}{N}}. \end{aligned} \quad (10)$$

The first N Fourier coefficients from (9) and (10) can be written in a more compact form as

$$\mathbf{c} = V_{s0}\mathbf{e}_1 - \mathbf{P}_D \mathbf{S}_N \mathbf{a} \quad (11)$$

where

$$\begin{aligned} \mathbf{c} &= [c_0 \ c_1 \ \dots \ c_{N-1}]^T \\ \mathbf{e}_1 &= [1 \ 0 \ \dots \ 0]^T \\ \mathbf{P}_D &= D \cdot \text{diag} \left[1 \ \frac{\sin \pi D}{\pi D} \ \dots \ \frac{\sin(N-1)\pi D}{(N-1)\pi D} \right] \\ \mathbf{S}_N &= \begin{bmatrix} W_N^0 & W_N^0 & \dots & W_N^0 \\ W_N^0 & W_N^1 & \dots & W_N^{N-1} \\ W_N^0 & W_N^2 & \dots & W_N^{2(N-1)} \\ \vdots & \vdots & & \vdots \\ W_N^0 & W_N^{N-1} & \dots & W_N^{(N-1)(N-1)} \end{bmatrix} \\ W_N &= e^{-j\frac{2\pi}{N}} \end{aligned}$$

$$\mathbf{a} = [A_0 \ A_1 \ \dots \ A_{N-1}]^T.$$

Notice that \mathbf{S}_N is the Discrete Fourier Transform matrix which is invertible, with inverse $\frac{1}{N}\mathbf{S}_N^*$ [9].

Now we turn to the problem of computing the Fourier coefficients from a sampled version of the waveform $V_s(t)$. Let $x_k = V_s(kT_{\text{samp}})$, where $T_{\text{samp}} = 1/(2Nf_s)$, i.e., we are sampling at $2N$ times the switching frequency. The waveform should be filtered with a low-pass anti-aliasing filter with a cut-off frequency equal to Nf_s for full recovery of the low frequency harmonics.

Then, the relationship between the Fourier coefficients of the continuous-time signal and the sampled values is given by the Discrete Fourier Transform [9]

$$\begin{aligned} \mathbf{c}' &= \frac{1}{2N} \mathbf{S}_{2N}(1:N, 1:2N)\mathbf{x} \\ &= \tilde{\mathbf{S}}_{2N}\mathbf{x} \end{aligned} \quad (12)$$

where $\mathbf{x} = [x_0 \ x_1 \ \dots \ x_{2N-1}]^T$, and the $2N$ -point DFT matrix is truncated to ignore the negative-frequency components, generating $\tilde{\mathbf{S}}_{2N}$. The prime notation is used to emphasize that these are the Fourier coefficients of the voltage waveform that is actually sampled. This waveform is different from the input voltage waveform used to derive (11) in two aspects: first, there is a distortion introduced by the anti-aliasing filter, and second, there is a phase shift introduced if the sampling is not performed synchronized with the time origin used to derive (11). These two effects are deterministic and easy to characterize as follows.

The presence of a low-pass filter before the sampling process may introduce an amplitude and phase distortion in the waveform, that can be taken into account by introducing a correction matrix \mathbf{C} that includes the transfer function of the filter evaluated at the frequencies of interest

$$\mathbf{C} = \text{diag} [H(0) \ H(2\pi f_s) \ \dots \ H((N-1)2\pi f_s)] \quad (13)$$

where $H(\omega)$ is the frequency response of the low-pass filter.

In order to be consistent with the derivation of the Fourier coefficients in (7), the origin $t = 0$ has to be positioned at the middle of the conduction time of the phase associated with amplitude A_0 . It is usually more convenient for the sampling synchronization to position the origin at the beginning of the conduction period. This would, according to the time-shift property, introduce a phase-shift of $k\pi D$ for each Fourier coefficient c_k , that can be summarized in a correction matrix \mathbf{R} defined as

$$\mathbf{R} = \text{diag} [1 \ e^{-j\pi D} \ \dots \ e^{-j(N-1)\pi D}]. \quad (14)$$

Then, combining both effects, we can write the relationship between the Fourier coefficients of the sampled waveform and the ideal one

$$\mathbf{c}' = \mathbf{R}\mathbf{C}\mathbf{c}. \quad (15)$$

By combining (11), (12), and (15), we obtain

$$\tilde{\mathbf{S}}_{2N}\mathbf{x} = \mathbf{R}\mathbf{C}(V_{s0}\mathbf{e}_1 - \mathbf{P}_D \mathbf{S}_N \mathbf{a}) \quad (16)$$

yielding the vector of phase current amplitudes

$$\mathbf{a} = \mathbf{S}_N^{-1} \mathbf{P}_D^{-1} \left(V_{s0} \mathbf{e}_1 - \mathbf{C}^{-1} \mathbf{R}^{-1} \tilde{\mathbf{S}}_{2N} \mathbf{x} \right). \quad (17)$$

Since we are interested in the current unbalance, we derive the difference of each amplitude with respect to the average

$$\mathbf{a}_{\text{diff}} = \mathbf{a} - \frac{1}{N} \mathbf{1} \mathbf{1}^T \mathbf{a} \quad (18)$$

where $\mathbf{1} = [1 \ 1 \ \dots \ 1]^T$.

Finally, combining (17) and (18) we conclude that

$$\begin{aligned} \mathbf{a}_{\text{diff}} &= - \left(\mathbf{I} - \frac{1}{N} \mathbf{1} \mathbf{1}^T \right) \mathbf{S}_N^{-1} \mathbf{P}_D^{-1} \mathbf{C}^{-1} \mathbf{R}^{-1} \tilde{\mathbf{S}}_{2N} \mathbf{x} \\ &= \mathbf{M}_{N,D} \mathbf{x}. \end{aligned} \quad (19)$$

Notice that the term involving the DC component of the input voltage gets canceled, confirming that it is irrelevant for the unbalance estimation.

The current unbalance estimation problem was reduced to a linear transformation of a $2N$ -dimensional vector into an N -dimensional one. This transformation can be accomplished by a complex-valued matrix-vector multiplication. The matrix $\mathbf{M}_{N,D}$ only depends on the number of phases, the steady-state duty-cycle, and the characteristics of the anti-aliasing filter, so it would be constant for most applications.

The vector \mathbf{a}_{diff} does not need to be computed every switching period because the current unbalance does not change very fast. Actually, it could be recomputed once every few milliseconds, every few seconds, or much less frequently depending on the application. For this reason, this estimation method does not require much computation power.

III. METHOD IMPLEMENTATION

The implementation of this current unbalance estimation technique requires sampling the input voltage waveform and digital processing of the samples obtained. In this section, some practical aspects of the implementation are addressed.

A. Sampling the Input Voltage Waveform

As stated above, the DC value of the input voltage is not relevant for estimation purposes. Moreover, the common-mode voltage of this waveform may be beyond the range of the controller IC technology. The sensing circuit shown in Fig. 3 not only eliminates the fluctuations in the capacitor charge but also suppresses the DC voltage acting as a passive high-pass filter.

Another practical issue arises when the input capacitor consists of several pieces spread on the PCB board, usually following the spread of the different phases. During the conduction time of every phase, most of the current flows through the capacitors closer to the top switch of the corresponding phase. In order to capture all capacitors in a single voltage waveform, Kelving sensing is proposed as shown in Fig. 4 for a three-phase circuit. If the resistor values are small, namely $R_1 \ll NR_s$, then this circuit is equivalent




Fig. 4. Capacitor current sensing using Kelvin sensing technique. A similar arrangement can be used at the ground node if necessary. Example with three phases.

to the one in Fig. 3, but now the average of the voltages in all capacitors is sensed.

The waveform also needs to be filtered with a low-pass anti-aliasing filter, with a cutoff frequency equal to Nf_s . This can be done with an active filter inside the controller chip.

There need to be $2N$ samples per switching period. The sampling rate however can be arbitrarily reduced by undersampling, as long as the converter is approximately in steady-state. For example, instead of acquiring all the samples in one switching period, the first sample could be acquired in one period, the second sample in the following period, and so on. Since the waveform is stationary, the result is equivalent.

Although the derivation assumes $2N$ samples per switching period, this is the minimum needed. More samples per period can be taken, relaxing the requirements for the anti-aliasing filter at the expense of a faster sampling rate and more computation. The only change needed to contemplate more samples is to generate a new matrix $\tilde{\mathbf{S}}_{2N}$ equal to $\tilde{\mathbf{S}}_{\mathbf{K}} = \frac{1}{K} \mathbf{S}_{\mathbf{K}}(1:N, 1:K)$, where $K > 2N$ is the number of samples.

If there is a transient between samples, the estimated unbalance information would not be correct. Given that the time constant of the changes in the current unbalance is large compared to the dynamics of the system, the output of this estimation method could be filtered digitally to smooth out the errors due to transients. This would particularly be the case if the estimated unbalance information is used to

TABLE I
NUMBER OF OPERATIONS FOR TWO ESTIMATION METHODS

N	Matrix Method		FFT Method	
	additions	multiplications	additions	multiplications
4	28	32	116	80
8	120	128	308	208
16	496	512	764	512
32	2,016	2,048	1,820	1,216

balance the circuit in a closed-loop active balancing system with low bandwidth.

B. Computation

Once the samples are available, all the computation that is needed is given by the linear transformation (19), that amounts to the multiplication of a complex-valued N -by- $2N$ matrix by a real-valued vector of length $2N$. Since the results are ideally real numbers (the vector of amplitudes \mathbf{a}_{diff}), then we can ignore the imaginary parts because in the end they will add up to zero. The operations needed for obtaining the results are $2N^2$ multiplications and $2N^2 - N$ additions.

Alternatively, the form given in (19) indicates that the transformation is comprised of a $2N$ -point DFT ($\tilde{\mathbf{S}}_{2N}$), followed by a diagonal multiplication ($\mathbf{P}_D^{-1}\mathbf{C}^{-1}\mathbf{R}^{-1}$), an N -point IDFT (\mathbf{S}_N^{-1}), and the calculation of the difference of each component with the average. It could be appropriate to use FFT techniques to obtain a more efficient implementation of this transformation. The computation would have four steps. Each M -point DFT or IDFT step implemented with Radix-2 FFT algorithms requires $\frac{M}{2}\log_2 M$ complex multiplications and $M\log_2 M$ complex additions [9], where M is equal to $2N$ in one case and N in the other. The diagonal matrices add N complex multiplications. Finally, the average and difference computations contribute $2N - 2$ real additions. The total is then $N(\frac{3}{2}\log_2 N + 2)$ multiplications and $N(3\log_2 N + 4) - 2$ additions. Most of these are complex, although with some clever manipulations some could be reduced to real operations. Assuming no reduction is performed, each complex multiplication is equivalent to four real multiplications and two real additions, and each complex addition is equivalent to two real additions.

The two computation methods are compared in Table I. It is evident that the FFT method is more efficient only for a large number of phases. We conclude that the matrix-vector multiplication method should be used in most practical cases.

In some applications, the matrix $\mathbf{M}_{N,D}$ can change due to its dependence on the steady-state duty-cycle D . If those changes are substantial, several matrices can be precomputed and in every computation cycle the appropriate one is selected corresponding to the duty-cycle during the acquisition time.

It should be noted also that the inversion of matrix \mathbf{P}_D is not possible if $kD \approx 1$ for $k \in [1, 2, \dots, N - 1]$. In this case, the algorithm should be modified to exclude the problematic

TABLE II
VRM EVALUATION BOARD CHARACTERISTICS

Component/Parameter	Value
# phases	3
f_{sw}	243kHz
D	0.11
V_{in}	12V
L_{choke}	630nH
C_{in}	$6 \times 470\mu F$
R_{ESR}	18m Ω /6
top switch	FDD6296
bottom switch	2 \times FDD8896

harmonic and adding higher harmonics to the equation until the problem becomes well-conditioned.

IV. EXPERIMENTAL RESULTS

A three-phase evaluation board for a commercial VRM solution (FAN5019_3A of Fairchild Semiconductor, whose main characteristics are listed in Table II) was used as a test-bed for this concept. The power train was run in open loop, and different distributions of the load current among the three phases were created by inserting small resistors of different values in series with the inductors. Since the time constant of the input capacitor was large with respect to the switching period, no capacitor current sensing circuit was used, but the input voltage waveform was captured with a digital oscilloscope in AC-coupling mode. However, the Kelvin sensing technique was used to average the input voltage at the capacitors located next to each phase. It was noted that symmetry of the layout was critical to obtain good data.

The data processing was performed numerically in a PC. Eleven series of data were taken with each series corresponding to a specific distribution of the phase currents. Fig. 5 shows an example of the sampled input voltage waveform before and after the anti-aliasing filter, and the samples. In this figure, the benefits of filtering the signal before sampling are evident, since much of the high frequency content is eliminated.

Fig. 6 shows the estimation results. The estimated current unbalance for each phase is plotted against the actual current unbalance (measured during the experiment). The estimated currents were derived by dividing \mathbf{a}_{diff} , as derived in (19), by the nominal value of the input capacitor ESR. Since this value has a lot of uncertainty, the points are not aligned with the diagonal $y = x$ but with a line with a smaller slope. However, the agreement between the estimates and the actual values is good. The estimation error is within 0.7A. As a reference, the total current was 12A, averaging 4A per phase. The rated current per phase in this circuit is 35A, thus the error is on the order of 2% of full scale. Moreover, if the information is intended to be used as part of an active current balancing system then the sign of the current unbalance is




Fig. 5. Input voltage waveform in a three-phase buck converter. Top: before filtering; Bottom: after filtering. The vertical lines indicate the timing of phase one. The circles indicate the samples.

of the most importance, therefore the uncertainty in the ESR value is a second order effect.

V. CONCLUSIONS

A method for estimating the phase current unbalance in a multi-phase buck converter was presented. The method is based on the frequency analysis of the input voltage ripple. Experimental results show good agreement between measured and estimated phase current deviations with respect to the average. The estimated values can be used in an active balancing method to achieve good current sharing between all phases.

ACKNOWLEDGEMENTS

The authors want to thank Steve Cartier for his assistance during the experiments, Francesco Carobolante for providing support for the project, and Christopher Umminger and John Tilly for a discussion regarding [8].

This work was supported by the UC Micro program and Fairchild Semiconductor.




Fig. 6. Experimental results: estimated unbalance vs. actual unbalance. Unbalance current is defined as the difference between the phase current and the average over all phases. The figure shows eleven series of data with three points each, corresponding to the three phases. Ideally, all points should be on the diagonal.

REFERENCES

- [1] X. Zhou, P.-L. Wong, P. Xu, F. Lee, and A. Q. Huang, "Investigation of candidate VRM topologies for future microprocessors," *IEEE Tran. on Power Electronics*, vol. 15, no. 6, Nov. 2000.
- [2] MAX8524-MAX8525 Datasheet. Maxim. [Online]. Available: <http://pdfserv.maxim-ic.com/en/ds/MAX8524-MAX8525.pdf>
- [3] NCP5318 Datasheet. ON Semiconductor. [Online]. Available: <http://www.onsemi.com/pub/Collateral/NCP5318-D.PDF>
- [4] ISL6316 Datasheet. Intersil. [Online]. Available: <http://www.intersil.com/data/fn/fn9227.pdf>
- [5] FAN5019 Datasheet. Fairchild Semiconductor. [Online]. Available: <http://www.fairchildsemi.com/ds/FA/FAN5019.pdf>
- [6] ADP3168 Datasheet. Analog Devices. [Online]. Available: http://www.analog.com/UploadedFiles/Data_Sheets/97146375ADP3168_b.pdf
- [7] ISL6592 Datasheet. Intersil. [Online]. Available: <http://www.intersil.com/data/fn/fn9163.pdf>
- [8] C. B. Umminger, "Circuits and methods for providing multiple phase switching regulators which employ the input capacitor voltage signal for current sensing," U.S. Patent 6940 261 B1, Sept. 6, 2005.
- [9] J. G. Proakis and D. G. Manolakis, *Digital Signal Processing: Principles, Algorithms, and Applications*, 3rd ed. Prentice Hall, 1996.