Integrated input modeling and memory management for image processing applications
Fiorella Haim
Master thesis from University of Maryland - Dec. 2005
Advisor: Shuvra S. Bhattacharyya
Co-advisor: Shuvra S. Bhattacharyya
Research Group(s): Electronica Aplicada (gea)
Department(s): Electrónica
Descargar la publicación : Hai05.pdf [1.2Mo]  



Image processing applications often demand powerful calculations and real-time performance with low power and energy consumption. Programmable hardware provides inherent parallelism and flexibility making it a good implementation choice for this application domain. In this work we introduce a new modeling technique combining Cyclo-Static Dataflow (CSDF) base model semantics and Homogeneous Parameterized Dataflow (HPDF) meta-modeling framework, which exposes more levels of parallelism than previous models and can be used to reduce buffer sizes. We model two different applications and show how we can achieve efficient scheduling and memory organization, which is crucial for this application domain, since large amounts of data are processed, and storing intermediate results usually requires the use of off-chip resources, causing slower data access and higher power consumption.  We also designed a reusable wishbone compliant memory controller module that can be used to access the Xilinx Multimedia Board’s memory chips using single accesses or burst mode.

Datos adicionales


Referencias BibTex

Descargar BibTex bibtex

Otras publicaciones

» Fiorella Haim